



Silicon Content Technology

# SCT1270

Rev.1.2



# SCT1270

---

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Production

Revision 1.1: Update T<sub>J</sub> to 150 °C

Revision 1.2: Update DEVICE ORDER INFORMATION

---

ORDERABLE DEVICE	PACKAGING TYPE	STANDARD PACK QTY	PACKAGE MARKING	PINS	PACKAGE DESCRIPTION
SCT1270FQAR	Tape & Reel	3000	1270	11	11-



# SCT1270

---

$V_{IN}=3.6V$ ,  $T_J=-40^{\circ}C\sim 125^{\circ}C$ , typical values are tested under  $25^{\circ}C$ .

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>TEST CONDITION</b>	<b>MIN</b>
---------------	------------------	-----------------------	------------

Figure 1. SCT1270 Efficiency vs Load Current,  $V_{out}=9V$

Figure 2. SCT1270 Efficiency vs Load Current,  $V_{in}=3.6V$

Figure 3. Load Regulation ( $V_{in}=3.6V$ ,  $V_{out}=9V$ )

Figure 4. Line Regulation,  $V_{out}=9V$











**Switching Frequency**

The resistor connected from FSW to SW sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 3. High frequency can reduce the inductor and output capacitor size with the tradeoff of more thermal dissipation and lower efficiency.

$$R_{FSW} = \frac{U_{AE}}{I_{oL}} \times \frac{5}{6} \times \frac{1}{f_s} \times \frac{I_{oL}}{U_{AE}}$$



calculations and bench evaluation. In this application, the



$$\% L = \frac{54H\%}{4g} \quad (18)$$

If the calculated value of C6 is less than 10pF, it can be left open. Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.



## Application Waveforms(continued)

Vin=3.6V, Vout=9V, unless otherwise noted

Figure 15. Load transient (0.2A-1.8A, 1.6A/us)

Figure 16. Load transient

# SCT1270

---

## Layout Guideline

## Thermal Considerations

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual power dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using Equation 19.

$$P_{D(max)} = \frac{T_J - T_A}{R_{JA}} \quad (19)$$

where

- $T_A$  is the maximum ambient temperature for the application.
- $R_{JA}$  is the junction-to-ambient thermal resistance given in the Thermal Information table.

SCT1270 QFN package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance  $R_{JA}$  of the package greatly depends on the PCB type, layout, thermal pad connection and environmental factor. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

# SCT1270

---




TOP VIEW

BOTTOM VIEW

SIDE VIEW

**NOTE:**

1. Drawing proposed to be made a JEDEC package outline MO-220



B-B

